A tutorial on incremental design using FPGAs from Actel
An "incremental" design flow is highly desirable with regard to repairing or optimizing parts of the design without disturbing portions that have met their design requirements.
By Fred Wickersham, Actel
August 23, 2006 - pldesignline.com
Regardless of the amount of time and energy FPGA designers invest attempting to create "right-first-time" designs, the functional complexities, performance requirements, and high gate counts of large complex designs frequently require changes to correct logic problems or to provide further optimization. Compared with a traditional flow, an "incremental" design flow for design/synthesis and place-and-route physical implementation is highly desirable with regard to repairing or optimizing specific parts of the design without disturbing other portions that have met their design requirements.
When a top-down design approach is difficult due to system memory limitations or extensive run times, an incremental design flow also enables designers to process large designs. Other design strategies involve freezing sections of a completed design while other parts of the design are continuing development independently.
By Fred Wickersham, Actel
August 23, 2006 - pldesignline.com
Regardless of the amount of time and energy FPGA designers invest attempting to create "right-first-time" designs, the functional complexities, performance requirements, and high gate counts of large complex designs frequently require changes to correct logic problems or to provide further optimization. Compared with a traditional flow, an "incremental" design flow for design/synthesis and place-and-route physical implementation is highly desirable with regard to repairing or optimizing specific parts of the design without disturbing other portions that have met their design requirements.
When a top-down design approach is difficult due to system memory limitations or extensive run times, an incremental design flow also enables designers to process large designs. Other design strategies involve freezing sections of a completed design while other parts of the design are continuing development independently.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
- Transfer from FPGAs for prototype to ASICs for production
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
- From Principles to Practice: A Systematic Study of LLM Serving on Multi-core NPUs
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety