A tutorial on incremental design using FPGAs from Actel
An "incremental" design flow is highly desirable with regard to repairing or optimizing parts of the design without disturbing portions that have met their design requirements.
By Fred Wickersham, Actel
August 23, 2006 - pldesignline.com
Regardless of the amount of time and energy FPGA designers invest attempting to create "right-first-time" designs, the functional complexities, performance requirements, and high gate counts of large complex designs frequently require changes to correct logic problems or to provide further optimization. Compared with a traditional flow, an "incremental" design flow for design/synthesis and place-and-route physical implementation is highly desirable with regard to repairing or optimizing specific parts of the design without disturbing other portions that have met their design requirements.
When a top-down design approach is difficult due to system memory limitations or extensive run times, an incremental design flow also enables designers to process large designs. Other design strategies involve freezing sections of a completed design while other parts of the design are continuing development independently.
By Fred Wickersham, Actel
August 23, 2006 - pldesignline.com
Regardless of the amount of time and energy FPGA designers invest attempting to create "right-first-time" designs, the functional complexities, performance requirements, and high gate counts of large complex designs frequently require changes to correct logic problems or to provide further optimization. Compared with a traditional flow, an "incremental" design flow for design/synthesis and place-and-route physical implementation is highly desirable with regard to repairing or optimizing specific parts of the design without disturbing other portions that have met their design requirements.
When a top-down design approach is difficult due to system memory limitations or extensive run times, an incremental design flow also enables designers to process large designs. Other design strategies involve freezing sections of a completed design while other parts of the design are continuing development independently.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
- Transfer from FPGAs for prototype to ASICs for production
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
- From Principles to Practice: A Systematic Study of LLM Serving on Multi-core NPUs
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection