40G UCIe IP Advantages for AI Applications
By Aparna Tarde, Sr. Technical Product Manager and Manuel Mota, Sr. Product Manager - Synopsys
The deployment of generative AI in the devices we use every day is growing, driving demand for large language model sizes and higher compute performance. According to a presentation by Yole Group at the 2024 OCP Regional Summit, ‘For training on GPT-3 with 175 billion parameters, we estimate that between 6,000 and 8,000 A100 GPUs would have required up to a month to complete.’ Growing HPC and AI compute performance requirements are driving the deployment of multi-die designs, integrating multiple heterogeneous or homogenous dies in a single standard or advanced package. For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.
To read the full article, click here
Related Semiconductor IP
- Verification IP for UCIe
- UCIe 3.x Controller IP
- CHI to UCIe Bridge IP
- UCIe Controller (CHI Protocol + Adapter)
- UCIe Controller (AXI Protocol + Adapter)
Related Articles
- 40G UCIe IP Advantages for AI Applications
- Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
- The Ideal Solution for AI Applications - Speedcore eFPGA
- Multi-Channel Multi-Rate (MCMR) Forward Error Correction (FEC) - IP for High Speed Networking Applications
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace