Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: UCIe

UCIe Controller (AXI Protocol + Adapter)

The UCIe Controller consists of Universal Chiplet Interconnect Express (UCIe) Die-to-Die (D2D) Adapter and Protocol Layers.

Controller UCIe 1.1 View all specifications

Overview

The UCIe Controller consists of Universal Chiplet Interconnect Express (UCIe) Die-to-Die (D2D) Adapter and Protocol Layers. The UCIe Protocol Layer is located between SoC logics and UCIe D2D Adapter Layer, handles the UCIe Protocol Layer functions. The SoC logics communicate with UCIe Protocol Layer via the AXI interface. The Adapter Layer coordinates with the Protocol Layer and the Physical Layer to ensure successful data transfer across the UCIe Link. The Adapter Layer is responsible for coordinating higher-level link state machine, managing the link bring-up process, and exchanging parameters related to protocol options with the remote link partner. The UCIe Controller supports Streaming Protocol.

Key features

  • Supports AXI4
  • Supports the backpressure mechanism of transmission
  • Supports AXI read/write timeout monitor, and provides the timeout transaction address/ID information for debugging
  • Supports latency-optimized 256B flit format with optional bytes for Streaming Protocol
  • Supports flit generation and extraction
  • Supports clock domain crossings between the AXI clock and UCIe clock
  • Compliant with the UCIe Specification 1.1
  • Supports 32/64B for FDI and RDI data width
  • Supports 32 bits for FDI and RDI CFG width
  • Supports the APB4 interface with a 32-bit address and 32-bit data bus for local register access
  • Supports configurable ATU region, with 4 fixed sets of user-defined configurations

Block Diagram

Specifications

Identity

Part Number
UCIe Controller-AXI
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Controller / PHY
Controller

Standards & Interfaces

UCIe Version
UCIe 1.1

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about UCIe IP core

Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process

Cadence has successfully demonstrated first-pass silicon success of its UCIe™ standard package IP on Samsung Foundry's 5nm automotive process. This milestone underscores Cadence's commitment to delivering high-performance, automotive-grade IP solutions that meet the stringent requirements of next-generation automotive and high-performance computing applications.

40G UCIe IP Advantages for AI Applications

For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.

Frequently asked questions about UCIe IP cores

What is UCIe Controller (AXI Protocol + Adapter)?

UCIe Controller (AXI Protocol + Adapter) is a UCIe IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this UCIe?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP