Opportunities still exist for 16-bit microcontrollers
By Ken Wallace, CTO of Cyan Technology Ltd.
Industrial DesignLine Europe (06/01/2009 7:28 AM EDT)
There is a perception today that the world is migrating to the 32-bit MCU for all embedded applications. Whilst this may be true for the high volume markets such as mobile communications, the reality is that 8-bit MCUs continue to be the most widely used MCU architecture today. This is not because there is any particular fondness for this bus width amongst engineers, it simply reflects that fact that the vast majority of functions and applications today are still capable of being realized in 8-bit low cost devices.
In the push to be faster and more powerful a vital point about these architectures has been missed, the instruction sets were designed for assembly coding, the designers concentrating on the instructions that were necessary to implement efficient embedded applications.
This strength was also the foundation of an inherent weakness, the 8-bit architectures were developed before the development of high-level languages and therefore the instruction sets did not make for efficient "C" compliers with their strict demands on sizes and support for abstract structures.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Microcontroller Applications -> Microcontrollers craft a networked future
- 8- and 16-bit processors: state of the art
- 8-bit microcontrollers: still going . . .
- Fault-robust microcontrollers allow automotive technology convergence: Part 1, the nature of faults
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs