Why Focus Solely on CPU & GPU When Reducing SoC Power?
Interconnect clock gating cuts SoC energy consumption
The SoC interconnect is one area in which efforts to reduce power consumption need be re-evaluated.
Most efforts to control power consumption in System-on-Chip design are focused on the computational units, such as the CPU and GPU. However, other sections of the chip remain largely untapped for energy conservation measures. SoC designers may put themselves at a market disadvantage if they miss the opportunity to reap game-changing power savings from design measures that may cut overall power by as much as 10%.
The SoC interconnect is one area in which efforts to reduce power consumption need be re-evaluated. In computational units such as the GPU or CPU, clock-gating is one of several measures commonly applied to reduce power consumption, but in other areas of the chip, this may have been overlooked.
To read the full article, click here
Related Semiconductor IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexWay Interconnect IP
- Ncore Multi-Die Interconnect IP
- Magillem Registers
Related Blogs
- Why You Need to Consider Energy Efficiency of Your HPC SoC Early On
- Power, Not Area: Why Edge GPU Design Is Entering a New Era
- Scaling up vs scaling down. The real scoop on power-efficient GPUs for laptops
- Secure Boot on AMD Artix-7 FPGA: Getting started with KiviBoot-Tiny and MicroBlaze CPU
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU