Vendor: Arteris Category: System Controller

Magillem Registers

Get to market faster with an error-free system memory map Accelerate large-scale SoCs schedules with effective hardware/software …

Contact Provider Request Datasheet

Overview

Get to market faster with an error-free system memory map

Accelerate large-scale SoCs schedules with effective hardware/software interface development

Magillem® Registers offers a single source of truth methodology, which not only targets the traditional need to manage registers, but also addresses today’s hardware and software integration challenges for large-scale SoCs.

Quick and scalable automated implementation with Magillem Registers helps cut time to market in half for hardware/software interface (HSI) generation.

Straightforward register intent capture

Magillem Registers translates register specifications into executable design code by automatically importing the register descriptions from different sources and formats.

  • Automatically checks the accuracy of the information (overlaps, configurability, reserved empty spaces, …).
  • Enables close collaboration between hardware, software, and tech doc teams through a single source of truth methodology for consistently generated data.
  • Comprehensive HSI automation helps ensure improved quality design and increased productivity.

Automatically generate consistent data

Magillem Registers is a true cross-compiler with over 1,000 functional, behavioral, syntactic, and semantic error checks. It supports various formats and generates multiple outputs simultaneously.

Generated data is consistent and complete, which gives verification teams an up-to-date generated register model to work from.

Error-free system map generation

Full Magillem Registers and Magillem Connectivity integration synchronizes connectivity and memory map information:

  • Calculate and display the system map from the selected initiator.
  • Confirm that memory regions defined in the memory map can be reached (presence of a physical path).
  • Check that all the software visible elements (registers or memory regions) in connected targets are present in the memory map.

Key features

  • Single database: Import and capture memory map information into a single database for generating RTL, digital verification, firmware, and documentation.
  • Various input formats: Provides for CSRSpec language, SystemRDL, IP-XACT 2009/2014/2022, spreadsheets, and more.
  • Extensive error/syntax checking: More than 1,000 error checks.
  • Alternative UVM backdoor methodology: Supports high performance on large designs.
  • Advanced features: Registers broadcast/alias, virtual registers, wide memories and atomic access support.
  • Tool Integration: Tight link with the connectivity tool to generate a system address map when both tools are combined.

Block Diagram

Click to open fullscreen

Benefits

Easy specification adjustment

Rapid iteration with updated information across design teams helps ensureg data consistency.

Agile design process

Clearly defined process to ensure best practices and early engagement of the entire design team.

Scalable and expansive

Compiles over 5 million registers and can be used on large-scale SoC memory maps.

Automated and efficient

Helps reduce tedious and error-prone tasks with a fully automated flow, and shortens the overall process.

Accurate and consistent

Hardware, software and documentation are all in sync to ensure accuracy and cross-team consistency through a single source of truth.

Quality assurance

Catch errors at the data entry stage with the memory map information before running any simulation.

Productivity booster

Accelerate the schedule with a correct-by-construction software interface.

Specifications

Identity

Part Number
Magillem Registers
Vendor
Arteris
Type
Silicon IP

Videos

Magillem Registers from Arteris - Automate the Hardware/Software Interface for Fast Chip Design
Arteris’ Magillem Registers technology enables design teams to automate the hardware/software integration process, reducing the development time by 35% while overcoming design complexity challenges and freeing up cycles for new innovations. Successful design teams use Magillem Registers to streamline and optimize workflows by with an integrated, single source of truth infrastructure to specify, document, implement, and verify SoC address maps. This approach boosts productivity by promoting efficient IP reuse and ensuring consistency across the relevant design teams.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Arteris
HQ: United States
Contact Arteris

Learn more about System Controller IP core

Ten reasons interconnect matters

Interconnect is the Rodney Dangerfield of IP blocks. It gets no respect. It connects hundreds of disparate IP blocks, each with hundreds of interface signals, and dozens of transaction protocol attributes. It does it in a way that each IP need not know the protocol details of any other. It also provides for the data access requirements of each IP, and does it physically distributed across the chip floorplan. Interconnect fabric technology is sophisticated, and very important for modern chip designs. Following are ten reasons why interconnect matters.

Arteris System IP Meets Arm Processor IP

The design of system-on-chip (SoC) devices for automotive applications—and the reuse of portions of those designs for future SoC incarnations—just got a lot easier with the recent announcement of the expanded partnership between Arm and Arteris.

Arteris × XuanTie: The “Data Highway” for High-Performance RISC-V SoCs

On March 24, the 2026 XuanTie RISC-V Ecosystem Conference, hosted by Alibaba DAMO Academy, was held in Shanghai. Hundreds of industry and academic institutions from around the world—including Qualcomm, Arteris, Canonical, SHD Group, Haier, and ZTE—gathered to share cutting-edge practices in RISC-V.

Re-Architecting SoCs for the AI Era

This paper will define AI, describe its applications, the problems it presents, and how designers can address those problems through new and holistic approaches to SoC and network on chip (NoC) design. It also describes challenges implementing AI functionality in automotive SoCs with ISO 26262 functional safety requirements.

Fundamentals of Semiconductor ISO 26262 Certification: People, Process and Product

This paper explains the changes in the role of the semiconductor industry in the automotive supply chain and seeks to enhance the reader’s knowledge regarding all aspects of the ISO 26262 standard. This paper also discusses the standard’s applicability not only to electronic products, but also to the people and processes employed to create them.

NoC Interconnect Fabric IP Improves SoC Power, Performance and Area

Imagine you have defined the structure of a system-on-chip and now you have to assemble all the IP blocks and make them communicate on the die. You have spent months rigorously selecting SoC IP that reflects the desired chip functionality. However, without the on-chip interconnect fabric it is just a collection of isolated blocks.

Frequently asked questions about system controller IP cores

What is Magillem Registers?

Magillem Registers is a System Controller IP core from Arteris listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP