Smarter SoC Design for Agile Teams and Tight Deadlines
Advanced NoC IP automation transforms SoC design by delivering expert-level topology, power efficiency, and performance, without requiring in-depth NoC expertise.
By Rick Bye, Director of Product Management and Marketing, Arteris
EETimes | July 16, 2025
In the fast-paced semiconductor industry, rising demand for powerful, energy-efficient, and specialized electronics has driven strong growth in system-on-chip (SoC) development. This trend is expected to continue through 2030, particularly as edge AI design starts increase. Among the innovations shaping this space, edge AI has made significant strides in recent years, offering cost-effective solutions across an expanding range of applications. Its rapid evolution is enabling greater functionality across diverse market segments, with continued growth anticipated. SoCs are central to this progress, integrating multiple functions onto a single chip to enable faster data processing and decision-making without relying on cloud-based systems. The technology serves as the backbone of a wide range of applications across various markets, including industrial automation, automotive, networking, computing, consumer electronics, and space, as shown in Figure 1.
To read the full article, click here
Related Semiconductor IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexNoC Interconnect IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- NoC Interconnect IP Generator
- AXI NoC Non-Coherent Mesh
Related Blogs
- AI workloads demand smarter SoC interconnect design
- The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
- Facilitating Complex SoC Design Through Automation And Integration
- Radiation-Hardened by Design: Building Interfaces for Space and Nuclear on TSMC CMOS
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU