A standard who's time must come - SCE-MI
February 23, 2012
A few days ago Toshio Nakama, CEO of S2C wrote a blog titled “Why SCE-MI has not been Widely Adopted Today?” First of all, hands up if you know what SCE-MI is. Not a lot of hands up. OK, hands up if your company uses emulation or FPGA prototyping. Lot more hands up now. Well, you are probably a user of SCE-MI. It is the standard that defines how hardware assisted platforms talk to software - that a testbench, software simulator or virtual prototype.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related Blogs
- Do we need a new FPGA structure for prototyping?
- Virtual Platforms plus FPGA Prototyping, the Perfect Mix
- FPGA Prototyping of System-on-Chip (SoC) Designs
- FPGA Prototyping: From Homebrew to Integrated Solutions
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space