A standard who's time must come - SCE-MI
February 23, 2012
A few days ago Toshio Nakama, CEO of S2C wrote a blog titled “Why SCE-MI has not been Widely Adopted Today?” First of all, hands up if you know what SCE-MI is. Not a lot of hands up. OK, hands up if your company uses emulation or FPGA prototyping. Lot more hands up now. Well, you are probably a user of SCE-MI. It is the standard that defines how hardware assisted platforms talk to software - that a testbench, software simulator or virtual prototype.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Blogs
- Do we need a new FPGA structure for prototyping?
- Virtual Platforms plus FPGA Prototyping, the Perfect Mix
- FPGA Prototyping of System-on-Chip (SoC) Designs
- FPGA Prototyping: From Homebrew to Integrated Solutions
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP