IP Design & Functional Verification - Top Trends for 2015
February 13, 2015
A few weeks ago, we had asked the design & functional verification community to tell us what topics they want more information on in 2015. And the verdict is in! Some results are expected while others are surprising insights. Here is a summary of the results.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Industry’s First Verification IP for Arm AMBA DTI-H
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- As Vehicles Become Data Centers: Why Interface IP Integration Matters in SoC Design
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing