How to Use the AXI VIP Debug Port
March 6, 2015
VIP manager Tushar Mattu of Synopsys gives insights on how to effectively use the AXI VIP Debug Port
Related Semiconductor IP
Related Blogs
- The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Case Study: How To Use Protocol Debug Analyzer To Simplify Debug
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU