From AI-Assisted EDA to AI-Mediated Engineering
Eighteen months ago, AI in EDA was still largely an EDA story: established tool teams and design groups dabbling with copilots, scripts, and point optimizers bolted onto 40-year-old flows. However, this year’s 2026 Design Automation Conference (DAC) showed a different industry. Agentic AI became the organizing theme of the program, accounting for roughly 28% of the conference agenda. There were 54 dedicated sessions, AI submissions increased from under 300 in 2023 to approximately 700, and more than half of 32 new exhibitors came from AI companies.
More important than the percentages was the change in who was driving progress. AI people found EDA, and they were no longer guests in the hallway. They were setting the technical agenda.
Two related developments ran in parallel: AI for creating chips, and chips for AI. Production verification triage moved from days to minutes. Model Context Protocol (MCP) emerged as a practical agent-to-tool interface. A structural split appeared between startups that wrap today’s engines and frontier labs that rebuild them. At the same time, the AI compute giants, Nvidia, AMD, Microsoft, and their peers, behaved less like EDA competitors and more like kingmakers: supplying the agentic stacks, acceleration platforms, and buyer demand on which both incumbents and startups now depend.
This is not usefully described as a technology bubble. Earlier EDA breakthroughs depended on rare heuristic expertise. The present wave applies mathematics and compute at a scale no individual flow can replicate by hand. Trust, specification quality, tool latency, and regulation, including the EU AI Act, remain open engineering and compliance problems.
However, the direction of travel is clear: AI is no longer an add-on to EDA. It is becoming a new layer of the semiconductor engineering stack. DAC 2026 marked the move from AI-assisted EDA to AI-mediated engineering. This article is my perspective on how that is progressing, and why this is a genuine transition moment in the EDA industry.
Sections in this article:
- From dabbling to driving: the eighteen-month arc
- The week AI became the organizing theme
- Scale, content mix, and regional contribution
- Two AI revolutions at once
- Agentic verification arrived in production
- Replace the engines, wrap them, and recognize the kingmakers
- Impatient agents meet slow tools
- DIY EDA, MCP, and who owns the flow
- Who verifies the verifier, “silent hallucination,” and the EU AI Act
- Specs, dilemmas, and tests
- EDA finding AI, and AI finding EDA
To read the full article, click here
Related Semiconductor IP
- RDMA IP
- PCIe Controller
- USB Controller
- MTP (Multi-Time Programmable) IP
- OTP (One-Time Programmable) IP
Related Blogs
- What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel
- Special Report: Buying And Selling EDA Companies
- Shifting left for success: Highlights from the Siemens EDA User 2 User conference
- How Will EDA Benefit from the AI Revolution?
Latest Blogs
- From AI-Assisted EDA to AI-Mediated Engineering
- Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP
- The Cyber Resilience Act Is Turning Hardware Security into an Evidence Question
- Inside the Arm Mali G2-Ultra NX GPU: Delivering desktop-class mobile gameplay with AI-native graphics
- Synopsys Joins Arm Total Design for Physical AI to Advance Autonomous Systems