New CXL 3.1 Controller IP for Next-Generation Data Centers
January 24, 2024
The AI boom is giving rise to profound changes in the data center; compute-intensive workloads are driving an unprecedented demand for low latency, high-bandwidth connectivity between CPUs, accelerators and storage. The Compute Express Link® (CXL®) interconnect offers new ways for data centers to enhance performance and efficiency.
As data centers grapple with increasingly complex AI workloads, the need for efficient communication between various components becomes paramount. CXL addresses this need by providing low-latency, high bandwidth connections that can improve overall memory and system performance.
To read the full article, click here
Related Semiconductor IP
- CXL 3.1 Controller
- Controller for CXL
- Adds security Interfaces, features to CXL 3.0 Premium controllers
- CXL 3.0 Integrity and Data Encryption Security Module
- PCIe 6.0 / CXL 3.0 PHY & Controller
Related Blogs
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- CXL Controller with Zero Latency IDE: You Can't Do Better Than Zero
- CXL 3.1: What's Next for CXL-based Memory in the Data Center
- Rambus CXL IP: A Journey from Spec to Compliance
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU