New CXL 3.1 Controller IP for Next-Generation Data Centers
January 24, 2024
The AI boom is giving rise to profound changes in the data center; compute-intensive workloads are driving an unprecedented demand for low latency, high-bandwidth connectivity between CPUs, accelerators and storage. The Compute Express Link® (CXL®) interconnect offers new ways for data centers to enhance performance and efficiency.
As data centers grapple with increasingly complex AI workloads, the need for efficient communication between various components becomes paramount. CXL addresses this need by providing low-latency, high bandwidth connections that can improve overall memory and system performance.
To read the full article, click here
Related Semiconductor IP
- CXL 3.1 Controller
- Controller for CXL
- Adds security Interfaces, features to CXL 3.0 Premium controllers
- CXL 3.0 Integrity and Data Encryption Security Module
- PCIe 6.0 / CXL 3.0 PHY & Controller
Related Blogs
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- CXL Controller with Zero Latency IDE: You Can't Do Better Than Zero
- CXL 3.1: What's Next for CXL-based Memory in the Data Center
- XConn Revitalizes Next-Gen Data Centers with CXL 2.0 Switch Designed with Synopsys IP
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing