CXL Controller with Zero Latency IDE: You Can't Do Better Than Zero
October 7, 2021
The virtuous cycle of data holds that as volume increases, the value increases. More volume requires faster processing and faster links. More value demands that computing and connecting be secure. That’s why the Compute Express Link™ (CXL) standard specifies that its speedy links be protected by Integrity and Data Encryption (IDE). But if the implementation of IDE introduces latency overhead, then you’re operating at cross purposes where performance is sacrificed for security.
To read the full article, click here
Related Semiconductor IP
- CXL Controller
- CXL CONTROLLER IIP
- CXL Controller IP
- Controller for CXL
- PCIe 6.0 / CXL 3.0 PHY & Controller
Related Blogs
- How the CXL Standard Improves Latency in High-Performance Computing
- How CXL Is Improving Latency in High-Performance Computing
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- New CXL 3.1 Controller IP for Next-Generation Data Centers
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution