Vendor: Cadence Design Systems, Inc. Category: CXL

Controller for CXL

Low-latency Controller IP for cache-coherent root-port, end-point, and dual-mode applications

Overview

The Cadence Controller IP for CXL addresses a wide range of high-bandwidth and low-latency requirements for a broad spectrum of applications, including high-performance computing (HPC), artificial intelligence and machine learning (AI/ML), storage solutions, accelerators, and memory expanders.

Key features

  • The Cadence Controller IP for CXL provides the logic required to integrate a root-port (RP), end-point (EP), or dual-mode (DM) controller into any system on chip (SoC), and supports CXL 3.1, CXL 2.0 and CXL 1.1
  • Designed for lowest latency at the highest bandwidth possible and with a rich set of client interfaces available, the Cadence Controller IP for CXL allows superior flexibility for all three device types in the CXL specification
  • The Cadence Controller IP for CXL has been robustly verified with lead OEM partners in pre-silicon, and the Cadence subsystem test chips for PCIe and CXL include a CXL controller

Block Diagram

Controller for CXL block diagram

Benefits

  • High Performance, Low Latency: Benchmarked at 95% of theoretical performance, superscalar design for high throughput and low latency
  • Application Optimized: IP features optimized for key applications like storage, managed memories, and AI/ML accelerators, configured to your specific needs with minimal gate count
  • Ease of Use: Fully verified pre-integrated IP delivery, with firmware and testbenches for rapid bring-up

Applications

  • Automotive,
  • Communications,
  • Consumer Electronics,
  • Data Processing,
  • Industrial and Medical,
  • Military/Civil Aerospace,
  • Others

What’s Included?

  • Clean, readable, synthesizable RTL Verilog files
  • Verification testbench example with integrated stimulus and monitors
  • Comprehensive user guide
  • Register descriptions
  • Synthesis and STA scripts

Specifications

Identity

Part Number
Controller for CXL
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about CXL IP core

How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10

SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.

Frequently asked questions about CXL IP cores

What is Controller for CXL?

Controller for CXL is a CXL IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this CXL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CXL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP