65nm to 45nm SerDes IP Migration Success Story
May 27, 2011
The problem: To move a single lane variable data rate SerDes (serializer-deserializer) from a 65nm process to a 45nm process, achieving a maximum performance of up to 10.3 Gbps. This is a large piece of complex mixed-signal IP with handcrafted analog circuits. Circuit performance and robustness are critical and must be maintained in the migrated implementation.
The original design consisted of over 30 blocks with a hierarchical device count of around 30,000 (about 200,000 flat).
After the first migration, business opportunities arose requiring the same SerDes IP to be moved to two further different 40nm processes.
To read the full article, click here
Related Semiconductor IP
- CryptoManager Root of Trust for Use with the Caliptra Specification
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
Related Blogs
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- Rambus CXL IP: A Journey from Spec to Compliance
- Rambus LPDDR5T/5X/5 Controller IP Turbocharges AI Inference Performance to 9.6 Gbps
- Synopsys Secures Connected Vehicles with Industry's First IP Product to Achieve Third-Party Certification for ISO/SAE 21434 Cybersecurity Standard
Latest Blogs
- Why user-terminal silicon will shape LEO’s next phase
- The FCC Is Modernizing UWB Rules. Why It Matters for the Next Wave of Innovation
- SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
- From AI-Assisted EDA to AI-Mediated Engineering
- Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP