Synopsys Introduces Industry's First 40G UCIe IP Solution to Power High-Performance Multi-Die Designs
With physical limitations slowing Moore’s law and AI pushing the limits of technology, compute requirements and the demand for more processing power have grown exponentially. Modern data centers now require multi-die designs to power generative AI applications, driving many technology requirements including high-bandwidth and low-power die-to-die connectivity.
To ensure multi-die design success, the Universal Chiplet Interconnect Express (UCIe) specification streamlines die-to-die connectivity in multi-die designs by prioritizing interoperability, keeping latency down, enabling disparate dies to communicate with each other, and more.
Synopsys continues to stand at the forefront of the UCIe evolution. From teaming up with Intel on the world’s first successful UCIe interoperability test chip demonstration to launching a 40G UCIe solution with controller, PHY, and verification IP, Synopsys has empowered technology visionaries with a comprehensive and scalable multi-die solution from early architecture exploration to manufacturing.
Now, Synopsys is building on its mature and heavily adopted UCIe IP solution to address customer needs for maximum bandwidth and energy efficiency with the 40G UCIe IP.
To read the full article, click here
Related Semiconductor IP
- 16Gbps multi-protocol programmable SerDes PHY in UMC 28HPC+
- 12G PHY, UMC 28HPCP x8, North/South (vertical) poly orientation
- 12G PHY, UMC 28HPCP x4, North/South (vertical) poly orientation
- 12G PHY, UMC 28HPCP x2, North/South (vertical) poly orientation
- 12G PHY, UMC 28HPCP x1, North/South (vertical) poly orientation
Related Blogs
- Synopsys Advances Die‑to‑Die Connectivity with 64G UCIe IP Tape‑Out
- XConn Revitalizes Next-Gen Data Centers with CXL 2.0 Switch Designed with Synopsys IP
- Meeting the World's Growing Bandwidth Demands with a Complete 1.6T Ethernet IP Solution
- Industry's First Verification IP for Arm AMBA CHI-G
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust