DVB-RCS2 (Digital Video Broadcast – Second Generation DVB Interactive Satellite System) is the latest ETSI standard of the second…
- Channel Coding
- Now
- DVB-RCS2
Channel Coding IP cores accelerate forward error correction and coding functions in communication systems in modern SoC and ASIC designs.
These IP cores implement coding and decoding primitives used to improve reliability over noisy channels in wireless, wired, and storage applications
This catalog allows you to compare Channel Coding IP cores from leading vendors based on coding throughput, latency, supported code families, and process node compatibility.
Whether you are designing wireless baseband, satellite links, storage systems, or network infrastructure, you can find the right Channel Coding IP for your application.
DVB-RCS2 (Digital Video Broadcast – Second Generation DVB Interactive Satellite System) is the latest ETSI standard of the second…
DVB-S2 BCH and LDPC Encoder and Decoder
DVB-S2 (Digital Video Broadcast - Satellite 2nd Generation) is an ETSI standard of the second generation for digital data transmi…
IEEE 802.11n/ac/ax (WiFi) LDPC Decoder and Encoder
The WiFi family of standards (IEEE 802.11) is used for Wireless Local Area Networks (WLANs).
Generic Open Source Viterbi Decoder
Convolutional codes are widely adopted in wireless communication systems for forward error correction.
DVB-C2 Receiver (including LDPC and BCH decoder)
DVB-C2 (Digital Video Broadcast – Cable 2nd Generation) is an ETSI standard of the second generation for digital data transmissio…
IEEE 802.15.3c (60 GHz PHY) Multi-Gbit/s LDPC Decoder
The IEEE 802.15 working group specifies standards targeting the wireless personal area network (WPAN).
GEO-Mobile Radio (GMR) LDPC Decoder
GEO-Mobile Radio (GMR) is an ETSI standard for satellite phones.
1Gbit/s LDPC Decoder and Encoder (WiMedia UWB)
The solution from Creonic for data rates of up to 1 Gbit/s offers outstanding efficiency in terms of implementation complexity.
The BCH decoder has four main functional blocks along with memory blocks.
NavIC LDPC Decoder
The K-best decoder is part of the MIMO decoder.
Nand Flash write cycles are limited.
LDPC (1723,2048) core is compliant with IEEE Standard 802.3.2018 Ethernet specification.
FEC RS (544,514) core is compliant with standard CPRI 7.0 Specification, IEEE Standard 802.3.2018 Ethernet specification and JESD…
FEC RS (528,514) core is compliant with standard CPRI 7.0 Specification, IEEE Standard 802.3.2018 Ethernet specification and JESD…
FEC RS (255,251) core is compliant with standard HDMI 2.1/2.1a and Scalabale Low Voltage Signaling with Embedded Clock (SLVS_EC) …
FEC RS (254,250) core is compliant with standard VESA Display Port version 1.4/2.0/2.1.
FEC RS (198,194) core is compliant with standard Universal Serial Bus 4 Specification and standard VESA Display Port version 2.0/…
LDPC Decoder for 5G NR and Wireless
The 5G NR LDPC Decoder IP Core offers a robust solution for LDPC decoding, featuring a dedicated LDPC decoder block for optimal p…
DVB-S2X Wideband LDPC/ BCH Decoder
The DVB-S2X Wideband LDPC Decoder is a FEC core decoder for Digital Video Broadcasting via Satellite.