Vendor: Creonic Category: Channel Coding

DVB-RCS2 Turbo Decoder

DVB-RCS2 (Digital Video Broadcast – Second Generation DVB Interactive Satellite System) is the latest ETSI standard of the second…

Contact Provider Request Datasheet

Overview

DVB-RCS2 (Digital Video Broadcast – Second Generation DVB Interactive Satellite System) is the latest ETSI standard of the second generation for digital data transmission via satellites. It uses a new 16-state double-binary turbo decoder that significantly outperforms its dated 8-state counterpart of DVB-RCS. DVB-RCS2 is the first standard to adopt these highest performance turbo codes. New modulation schemes (8-PSK and 16-QAM) help to increase spectral efficiency even further. The outstanding error correction performance of the DVB-RCS2 turbo decoder makes it the ideal candidate for further applications where high spectral efficiency is key for lowering costs.

Key features

  • Compliant with ETSI 301 545-2 V1.1.1 (2012-01) (DVB-RCS2)
  • Support for all DVB-RCS2 payload
    block sizes (14 to 599 bytes) and code rates (1/3 to 7/8)
  • Support for all modulation schemes
    (QPSK, 8-PSK, 16-QAM)

Benefits

  • Design-time configuration of throughput for optimal resource utilization
  • Low-power and low-complexity design
  • Burst-to-burst on-the-fly configuration
  • High block length and code rate granularity
  • Configurable amount of turbo decoder iterations for trading-off throughput and error correction performance
  • Legacy DVB-RCS support on request
  • Allows for turbo synchronization to further improve error correction performance
  • Available for ASIC and FPGAs (AMD Xilinx, Intel, Microchip)
  • Deliverable includes VHDL source code or synthesized netlist, VHDL testbench, and bit-accurate Matlab, C or C++ simulation model

Applications

  • Satellite communication
    • Interactive Services
    • Professional Services
  • Applications with the highest demands on forward error correction
  • Applications with the need for a wide
  • range of code rates (1/3 and above)
  • and block lengths

What’s Included?

  • VHDL source code or synthesized netlist
  • HDL simulation models e.g. for Aldec’s Riviera-PRO
  • VHDL testbench
  • bit-accurate Matlab, C or C++ simulation model
  • comprehensive documentation

Specifications

Identity

Part Number
CREONIC TURBO DVB RCS2
Vendor
Creonic
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Creonic
HQ: Germany
Contact Creonic

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is DVB-RCS2 Turbo Decoder?

DVB-RCS2 Turbo Decoder is a Channel Coding IP core from Creonic listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP