The IPrium-ATSC-8VSB-Modulator IP Core implements the USA DTV standard ATSC A/53 Part 2.
- Modulation Demodulation
- Silicon proven
- Now
- ATSC A/53 Part 2
Discover DSP and Math IP for digital signal processing, arithmetic acceleration, and compute-intensive algorithms in semiconductor designs. This category includes IP cores optimized for filtering, transforms, vector processing, fixed-point and floating-point computation, and real-time signal manipulation.
Compare DSP and Math IP by processing architecture, supported numeric formats, throughput, latency, programmability, power efficiency, and target application. These IP solutions are widely used in communications, audio, vision, radar, industrial control, AI preprocessing, and embedded compute platforms.
The IPrium-ATSC-8VSB-Modulator IP Core implements the USA DTV standard ATSC A/53 Part 2.
TC5300 is an efficient Polar encoder/decoder Core solution compliant with 3GPP NR (5G) specifications.
TC5200 is an efficient LDPC encoder/decoder Core solution fully compliant with 3GPP NR (5G) specifications.
ASIC IP-core for very-high-throughput decoding (>20G) of 3GPP 5G Release 15
Very high throughput (>20 Gbps) LDPC decoder and encoder for 3GPP 5G Release 15.
16 State DVB-S2/DVB-S2X Tail Biting Viterbi Decoder
The VA04D is a 16 state tail-biting error control decoder using the maximum likelihood Viterbi algorithm.
40G I.6 LDPC Encoder/Decoder for ITU G.975.1
The IPrium-40G-I.6-LDPC-Codec IP core implements the LDPC (32640, 30592) forward error correction algorithm for optical lines and…
40G I.3 BCH Encoder/Decoder for ITU G.975.1
The IPrium-40G-I.3-BCH-Codec IP core implements "Concatenated BCH super FEC" with BCH(3860, 3824) and BCH(2040, 1930) forward err…
Burst-mode BPSK Modem with highly efficient packet structure
The IPrium-Burst-BPSK Modem IP Core is a burst-mode digital BPSK modem and is optimized for microwave communication systems opera…
The Core can reach payload bitrates up to 2.5 Gbits/s ( equivalent baud rates > 600Mbaud).
The IPrium-DVB-S2-Modulator IP Core implements the DVB-S2 modulation standard ETSI 302 307.
The IPrium-DVB-S-Modulator IP Core implements the DVB-S modulation standard ETSI 300 421.
10G I.3 BCH Encoder/Decoder for ITU G.975.1
The IPrium-10G-I.3-BCH-Codec IP core implements "Concatenated BCH super FEC" with BCH(3860, 3824) and BCH(2040, 1930) forward err…
LDPC CCSDS (8160, 7136) Encoder and Decoder
The IPrium-CCSDS-LDPC-8160-7136-Encoder-Decoder IP Core implements Low Density Parity Check (LDPC) forward error correction algor…
The IPrium-RS-Codec IP Core implements Reed-Solomon forward error correction algorithm.
ASIC IP-core for high-throughput decoding of DVB-S2/S2X, and DVB-RCS/RCS2
Very high throughput (several Gbps) decoder that can be configured on-the-fly as: DVB-S2/S2X LDPC decoder or as Six independent D…
TC1600 is ideally suited for applications requiring small to medium block sizes in order to reduce latency and offer a high physi…
TC7000-LTE is a convolutional turbo code (CTC) decoder optimized for FPGAs.
Multi-gigabit Modem for E-band backhaul systems
The IPrium-Multi-gigabit Modem IP Core is a BPSK/QPSK modem with integrated Reed-Solomon Forward Error Correction (FEC) and is op…
The IPrium-DVB-T-Modulator IP Core implements the modulation standard ETSI EN 300 744 V1.6.1 DVB-T.
The IPrium-DVB-S-Demodulator IP Core is a QPSK/BPSK demodulator and channel decoder for digital satellite television transmission…