Where automotive FPGAs stand in smart car designs
By Bob O’Donnell, Lattice Semiconductor
The automotive industry has gotten its fair share of time in the spotlight in recent years. Part of the focus has revolved around how important semiconductors are to modern vehicle designs equipped with smart technology capabilities. These technologies aren’t just limited to the fully electric or hybrid models, which have existed for years now, but have expanded to include SUVs and minivans outfitted with a tablet on the dashboard and a camera built into the rearview mirror. With Deloitte projecting that 45% of the cost of a new car will come from electronic systems by 2030, the importance of chips is only growing.
This is especially true with FPGAs. The most technologically advanced cars can have up to 10-12 FPGAs inside them, all performing varying functions given their inherent flexibility and small size. From infotainment systems, advanced driver assistance systems (ADAS), in-cabin artificial intelligence for human presence detection, and secure battery management, FPGAs are spread up and down vehicle designs and are making cars smarter than ever before.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- Tips and Tricks: Using FPGAs in reliable automotive system design
- Implementing digital processing for automotive radar using SoC FPGAs
- Upskill Your Smart Soldiers and Conquer the ChipWar in Style!
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace