Using statistical activity for power estimation
Ashutosh Mauskar and Steev Wilcox, Azuro, Inc.
(07/24/2006 9:00 AM EDT), EE Times
Today, power is rapidly replacing performance as the primary concern for many digital chip design teams. Currently, the majority of 90nm design teams perform concurrent analysis and optimization for power, timing and signal integrity at multiple points in their design flow from architecture to routing.
Power, among other things, is a function of operating voltage, switching capacitance, and switching activity (dynamic power = ½CV2f). Standards for capturing operating voltage and switching capacitance are well established in design flows today, but the methodology for capturing the correct switching activities is currently more of an art than a science.
(07/24/2006 9:00 AM EDT), EE Times
Today, power is rapidly replacing performance as the primary concern for many digital chip design teams. Currently, the majority of 90nm design teams perform concurrent analysis and optimization for power, timing and signal integrity at multiple points in their design flow from architecture to routing.
Power, among other things, is a function of operating voltage, switching capacitance, and switching activity (dynamic power = ½CV2f). Standards for capturing operating voltage and switching capacitance are well established in design flows today, but the methodology for capturing the correct switching activities is currently more of an art than a science.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Towards Activity Based System Level Power Estimation
- Speeding power estimation from weeks to hours
- Accurate and Efficient Power estimation Flow For Complex SoCs
- Unified Methodology for Effective Correlation of SoC Power Estimation and Signoff
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM