Using customizable MCUs to bridge the gap between dedicated SoC ASSPs, ASICs and FPGAs: Part 1
By Jay Johnson, Atmel Corp.
Jun 13 2007 (18:15 PM), Embedded.com
Custom ASICs always offer the best performance, power consumption, security and unit cost of any silicon-based solution. Cell-based ASICs provide the best characteristics because the poly and diffusion layers for interconnect, and transistors can be sized to optimize speed, density, and power dissipation according to each particular cell's requirements.
This approach provides for a silicon-efficient design, but is expensive because it requires a full mask set. Mask costs increase sharply with shrinking process technology or feature size.
Indeed, the $250,000+ cost of a full 130 nm mask set and the lengthy design time associated with standard cell ASICs puts them out of reach for many products. In fact, in applications such as MP3 players or cell phones, the technology evolves so rapidly that the next generation product must be launched every six months -- about half the time required to implement a cell-based ASIC.
Jun 13 2007 (18:15 PM), Embedded.com
Custom ASICs always offer the best performance, power consumption, security and unit cost of any silicon-based solution. Cell-based ASICs provide the best characteristics because the poly and diffusion layers for interconnect, and transistors can be sized to optimize speed, density, and power dissipation according to each particular cell's requirements.
This approach provides for a silicon-efficient design, but is expensive because it requires a full mask set. Mask costs increase sharply with shrinking process technology or feature size.
Indeed, the $250,000+ cost of a full 130 nm mask set and the lengthy design time associated with standard cell ASICs puts them out of reach for many products. In fact, in applications such as MP3 players or cell phones, the technology evolves so rapidly that the next generation product must be launched every six months -- about half the time required to implement a cell-based ASIC.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Bridging the gap between custom ASICs and ARM-based MCUs
- Using PSS and UVM Register Models to Verify SoC Integration
- NoCs and the transition to multi-die systems using chiplets
- Implementing custom DDR and DDR2 SDRAM external memory interfaces in FPGAs (part 1)
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs