USB 3.0 - Everything you need to know
Abhishek Gupta
EDN (March 11, 2015)
In the last 14 years, the Universal Serial Bus (USB) has become the standard interface to connect devices to a computer. Whether it’s an external hard drive, a camera, the mouse, a printer, or a scanner, the physical connection to transfer data between devices generally is a USB cable. The interface is indeed universal.
USB technology has been under development since 1993. The first official definition, USB 1.0, was introduced in 1996. It provides a Low-Speed transfer rate of 1.5 Mbits/s for sub-channel keyboards and mice, and a Full-Speed channel at 12 Mbits/s. USB 2.0, which came in 2001, made a leap to Hi-Speed transfer rates of up to 480 Mbits/s. In 2010, USB 3.0 finally hit the market.
USB 3.0 or SuperSpeed USB
USB 3.0 is the third major version of the Universal Serial Bus (USB) standard for computer connectivity. Among other improvements, USB 3.0 adds a new transfer mode called "SuperSpeed" (SS), capable of transferring data at up to 5 Gbits/s (625 MB/s), which is more than ten times as fast as the 480 Mbit/s (60 MB/s) high speed of USB 2.0. Beside different connectors used on USB 3.0 cables, they are also distinguishable from their 2.0 counterparts by either the blue color of the ports or the SS initials on the plugs.
A successor standard named USB 3.1 was released in July 2013, providing transfer rates up to 10 Gbits/s (1.25 GB/s, called "SuperSpeed+"), which effectively put it on par with the first version of Thunderbolt.
To read the full article, click here
Related Semiconductor IP
- USB 3.0 and PCIe 2.0 Combo PHY
- USB 3.0 xHCI Driver software
- USB 3.0 SSIC Adapter
- USB 3.0 Device Upgrade IP Core
- USB 3.0 Device
Related Articles
- Providing USB Type-C connectivity - What you need to know
- What Designers Need to Know About USB Low-Power States
- SAS--SATA: What You Need to Know for 6 Gb/s and Beyond
- What you need to know about automated testing and simulation
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing