Top-level Custom Signal Planning and Routing
Bob Eisenstadt, Senior Technologist, Pulsic, Inc
EETimes (2/20/2012 1:27 PM EST)
Market requirements are driving custom and analog/ mixed-signal (AMS) IC providers to develop ICs with ever-increasing complexity and performance. Current custom ICs are outgrowing the capabilities of conventional custom design techniques that involve traditional point tools, schematics, SPICE-level netlists, manual layout tools, manual routing, plus some scripting to improve design throughput. Design limitations are especially pronounced in the areas of hierarchical floor planning, signal and bus planning and routing, design change incorporation, and project coordination.
What about using advanced digital IC design tools to help automate the custom design effort? Advanced digital IC floor planning, signal planning, and routing tools rely on the highly standardized digital design ecosystem, and remain largely ineffective when faced with custom IC design challenges that include: irregular libraries, limited model availability, limited metal stacks, unusual physical topologies, extremely deep design hierarchies, lack of routing grids, lack of placement grids etc. Some of the approaches that have been used in digital design automation can be adapted to support custom IC signal planning and routing. However, don’t expect solutions from large digital IC design tool providers, the custom market space remains too small and too fragmented to justify the effort. Future solutions will largely come from smaller specialized custom design automation suppliers.
This article gives an overview of a proven methodology that relies on hierarchical custom design tools that can be used to resolve hierarchical signal planning and routing issues. The following topics will be covered: floor planning, power planning, bus long net and datapath planning, signal planning and routing, route fixing and optimization, and guided design flows.
To read the full article, click here
Related Semiconductor IP
- Protocol-Neutral Custom Fabric
- Configurable Cache Coherent Fabric IP
- Configurable AMBA Non-Coherent Fabric IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
Related Articles
- Topology Planning and Routing
- Automatic shape-based routing to achieve parasitic constraint closure in custom design
- Crux of Custom Power & Special Net Routing
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
Latest Articles
- AI-Assisted Design of a Post-Quantum Cryptographic Accelerator: A Deployed-Silicon Case Study
- Hardware Acceleration of Block-Diffusion LLM for Edge Devices
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension