Tech Tutorial: Message buffers provide FlexRay versatility
By Bill Rogers, IPextreme
November 02, 2006
Here is what is needed in hardware and software to configure, control, and monitor message buffers to meet a system's required deterministic latency and fault tolerance
In a FlexRay node, message buffers are the means by which the application can decouple its message transmission and reception from the actual FlexRay protocol, allowing asynchronous operation of the application with respect to the timing of FlexRay bus.
Setting up the message buffers in a FlexRay node involves implementing the required hardware and developing application software to configure, control, and monitor the message buffers according to the communication needs of the target system. In this article, we introduce the message buffer concept and illustrate how to set up message buffers to meet various requirements regarding deterministic latency and fault tolerance.
Overview
The message buffer concept essentially enables the application associated with a FlexRay node to:
Figure 1 below shows the structure of a typical FlexRay node connected in a five-node FlexRay cluster using a dual-channel bus topology. Within the FlexRay Communication Controller, there are two main blocks:
November 02, 2006
Here is what is needed in hardware and software to configure, control, and monitor message buffers to meet a system's required deterministic latency and fault tolerance
In a FlexRay node, message buffers are the means by which the application can decouple its message transmission and reception from the actual FlexRay protocol, allowing asynchronous operation of the application with respect to the timing of FlexRay bus.
Setting up the message buffers in a FlexRay node involves implementing the required hardware and developing application software to configure, control, and monitor the message buffers according to the communication needs of the target system. In this article, we introduce the message buffer concept and illustrate how to set up message buffers to meet various requirements regarding deterministic latency and fault tolerance.
Overview
The message buffer concept essentially enables the application associated with a FlexRay node to:
- Place data to be transmitted into a region of shared memory and know that the corresponding FlexRay frame will be transmitted on the FlexRay bus in its assigned slot
- Respond to a notification that a valid FlexRay frame has been received and retrieve the corresponding data from its assigned region of shared memory
Figure 1 below shows the structure of a typical FlexRay node connected in a five-node FlexRay cluster using a dual-channel bus topology. Within the FlexRay Communication Controller, there are two main blocks:
- The FlexRay Protocol Engine (PE) implements the majority of the FlexRay protocol, including transmitting and receiving frames, maintaining clock synchronization with other nodes in the cluster, and generating and checking CRC.
- The Controller Host Interface (CHI) provides the application with the means to configure, control, and monitor the PE and to exchange the message data and status between the application and the PE. Message exchange is accomplished through a set of message buffers implemented in the node; each message buffer is assigned to a communication slot in the FlexRay bus timing hierarchy.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- New tech? Show me: EEs review IP cores
- Embedded Systems: Programmable Logic -> Adaptive tech extends Moore's Law
- SOC: Submicron Issues -> Integrated approach lets new tech in
- Co-Design for SOCs -> Threads provide speed and flexibility
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM