Specialized Vertical Design Flows for SOCs
by Axel Tillmann
Electronic design automation is taking on a wider role than its traditional scope. A concept can be taken from an idea or a standard, and eventually end up as an implementation in either silicon or software. EDA no longer involves only a hardware implementation; it is implementation, period.
There seems to be a notion in the electronics industry that hardware is difficult to design and software is easy. But fundamentally, it's not really clear why one should be easier than the other.
Hardware is extremely logical, like any mathematical formula. Software, on the other hand, often does not follow the same constraints. It's not that it couldn't, but historically, it doesn't.
Firmware is an odd animal - where software becomes somewhat more hardened, but not hard enough to be called hardware. Firmware is a piece of software, which works very closely with hardware and is typically used for embedded processors. Firmware may be loaded at startup time into a particular memory area, or could be stored permanently in flash memory or an EPROM.
Electronic design automation is taking on a wider role than its traditional scope. A concept can be taken from an idea or a standard, and eventually end up as an implementation in either silicon or software. EDA no longer involves only a hardware implementation; it is implementation, period.
There seems to be a notion in the electronics industry that hardware is difficult to design and software is easy. But fundamentally, it's not really clear why one should be easier than the other.
Hardware is extremely logical, like any mathematical formula. Software, on the other hand, often does not follow the same constraints. It's not that it couldn't, but historically, it doesn't.
Firmware is an odd animal - where software becomes somewhat more hardened, but not hard enough to be called hardware. Firmware is a piece of software, which works very closely with hardware and is typically used for embedded processors. Firmware may be loaded at startup time into a particular memory area, or could be stored permanently in flash memory or an EPROM.
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- The Growing Market for Specialized Artificial Intelligence IP in SoCs
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- How to design secure SoCs, Part II: Key Management
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM