Using software verification techniques in non-safety critical embedded software designs
By Paul Humphreys, LDRA Ltd.
Embedded.com (03/23/09, 09:00:00 AM EDT)
The aerospace and automotive industries are well known for the rigorous software quality standards to which they must adhere, but developers of non-safety critical systems can also benefit from the type of standards employed within these industries. In addition to producing reliable software, development costs can be contained and requirements met more easily by observing a software quality process.
Software development often proves far more expensive than expected; bugs discovered late in the development cycle send costs soaring and risk the integrity and safety of a system, especially if the software has been deployed. Obviously, careful planning, organization and a team with the correct skills all help. However, it is verification and validation (V&V) that identify when and how the development process drifted from what was intended or required by the user.
What's the difference between verification and validation? Validation focuses on producing the right software system while verification ensures the software is built the right way. V&V should be evident at each stage of development and conducted with reference to the outputs from previous stages.
Verification is at the hub of a quality process, evaluating whether or not a product, service, or system complies with a regulation, specification, or conditions imposed at the start of a development phase.
Embedded.com (03/23/09, 09:00:00 AM EDT)
The aerospace and automotive industries are well known for the rigorous software quality standards to which they must adhere, but developers of non-safety critical systems can also benefit from the type of standards employed within these industries. In addition to producing reliable software, development costs can be contained and requirements met more easily by observing a software quality process.
Software development often proves far more expensive than expected; bugs discovered late in the development cycle send costs soaring and risk the integrity and safety of a system, especially if the software has been deployed. Obviously, careful planning, organization and a team with the correct skills all help. However, it is verification and validation (V&V) that identify when and how the development process drifted from what was intended or required by the user.
What's the difference between verification and validation? Validation focuses on producing the right software system while verification ensures the software is built the right way. V&V should be evident at each stage of development and conducted with reference to the outputs from previous stages.
Verification is at the hub of a quality process, evaluating whether or not a product, service, or system complies with a regulation, specification, or conditions imposed at the start of a development phase.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Platform Software Verification Approaches For Safety Critical Systems
- Platform Software Verification Framework Solution for Safety Critical Systems
- Efficient methodology for design and verification of Memory ECC error management logic in safety critical SoCs
- Processor-In-Loop Simulation: Embedded Software Verification & Validation In Model Based Development
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM