SoC processor is set for the big picture
Jeremiah Golston, Texas Instruments Inc.
(04/10/2006 9:00 AM EDT), EE Times
Today's demanding consumer video applications often require the high performance of system-on-chip integration, yet SoC processing engines have created new challenges for system developers. SoCs have traditionally been based on closed architectures, giving developers
few options for implementation; however, video applications ranging from consumer communications to multimedia products are becoming increasingly complex, requiring design flexibility for greater customization and ad- vanced feature updates.
OEMs often need to use the same system platform across a range of products that are tailored for specific markets; or they may need to combine different applications in the same system, such as a security camera with object recognition, or an IPTV set-top box with integrated video phone or digital media adapter capabilities.
As multiple-application products continue to grow in number, system developers increasingly need SoC processors that have been designed with open architectures to meet the versatile, rapidly changing requirements of the consumer video market. Fortunately, a new type of SoC processor has appeared that integrates high performance and programmable cores, together with the essential memory and peripherals for building a wide range of consumer video systems.
The SoC architecture is based on a programmable digital signal processor with video-specific hardware acceleration that provides the computational performance needed for real-time compression-decompression algorithms (codecs) and other communications signal processing. Combining a RISC processor with the DSP adds control and user interface support, together with programming ease; and integrated video peripherals reduce system cost and simplify design.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- Top 5 Reasons why CPU is the Best Processor for AI Inference
- How AI is changing the game for high-performance SoC designs
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection