SoC offers design alternative, and challenges, compared to SiP
By Bill Saperstein, AMI Semiconductor
Jul 05, 2006 (1:27 PM), PlanetAnalog
A system-on-chip is a highly integrated, single-chip design using third-party and internal intellectual property. The IP can be either a behavioral or physical description of standard components, and the SoC can contain analog, digital or mixed-signal circuits.
One of the key applications for SoC design is for embedded microprocessor-based systems. These ICs are used in applications found in almost every market, including the communication, consumer, EDP, and automotive markets. In such applications, commonly found IP includes microprocessor cores, UART's, MPEG decoders, DSPs, memory controllers, standardized bus controllers and interfaces, Ethernet MACs, and interfaces.
The "reusable" IP is often in the form of a soft macro that can be synthesized to the target silicon technology, such as standard cell, FPGA or structured ASIC. In addition, it can already be targeted to a specific silicon technology and process, and be in the form of a hard macro that can be integrated directly into the physical design. These hard macros often take advantage of the specific qualities of the target technology, including analog circuitry or timing-critical designs. Vital to the design of SoC chips is the availability of this reusable IP, which has been previously proven and characterized in silicon and lends itself to easy integration at the chip level.
Jul 05, 2006 (1:27 PM), PlanetAnalog
A system-on-chip is a highly integrated, single-chip design using third-party and internal intellectual property. The IP can be either a behavioral or physical description of standard components, and the SoC can contain analog, digital or mixed-signal circuits.
One of the key applications for SoC design is for embedded microprocessor-based systems. These ICs are used in applications found in almost every market, including the communication, consumer, EDP, and automotive markets. In such applications, commonly found IP includes microprocessor cores, UART's, MPEG decoders, DSPs, memory controllers, standardized bus controllers and interfaces, Ethernet MACs, and interfaces.
The "reusable" IP is often in the form of a soft macro that can be synthesized to the target silicon technology, such as standard cell, FPGA or structured ASIC. In addition, it can already be targeted to a specific silicon technology and process, and be in the form of a hard macro that can be integrated directly into the physical design. These hard macros often take advantage of the specific qualities of the target technology, including analog circuitry or timing-critical designs. Vital to the design of SoC chips is the availability of this reusable IP, which has been previously proven and characterized in silicon and lends itself to easy integration at the chip level.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- How to manage changing IP in an evolving SoC design
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM