EDA in the Cloud Will be Key to Rapid Innovative SoC Design
By Mahesh Turaga, Cadence Design Systems
EETimes (August 22, 2021)
Simultaneous mega-trends are shaping multiple industries from aerospace and defense, automotive and high-tech to healthcare and others. These include 5G, autonomous vehicles, industrial internet of things (IIoT), electrification, hyperscale computing and artificial intelligence / machine learning (AI/ML). Add cloud to the mix, and we have another generational disruption that has driven business over the past decade and been further accelerated by our current global situation, changing the way we work, live, communicate and entertain. Cloud opportunities go far beyond flexible ubiquitous access.
In the preceding decade, the move towards cloud computing occurred primarily in sectors like retail and finance, with the advent of leading cloud vendors such as Amazon Web Services (AWS), Microsoft Azure, Google Cloud Platform and others accelerating the trend. In the electronic design automation (EDA) space, until recently, traditional concerns about security, protecting intellectual property (IP) and data outweighed the significant advantages offered by computing in the cloud — such as flexibility, scalability and productivity.
That is now changing, and the cloud-enabled value of each of those industries is driving the need for intelligent systems. We now see that the only way such systems can be created is by using cloud-enabled computing tools and methods. It is the “systems” that are driving the need for massively parallel computing with close-to-linear performance growth and virtually unlimited scalability while maintaining the highest level of accuracy. Those results are possible only in the cloud. With leading foundries in the space adopting cloud and acknowledging the security of cloud infrastructure by having their process design kits (PDKs) in the cloud, security concerns have by and large diminished.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- How to manage changing IP in an evolving SoC design
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety