Silicon segmentation

You have a diverse set of silicon resources to choose from, and vendors are tailoring their building-block portfolios to meet your needs.

By Brian Dipert, Technical Editor -- EDN, 9/18/2003

So, you've decided that buying and hooking together off-the-shelf ASSPs (application-specific standard products), such as embedded controllers, peripheral chips, and the like, and then writing your own software, will fail to provide your design sufficient differentiation from competitors' products. As a result, you elect to tackle chip-level design. The two leading silicon-platform contenders and their respective trade-offs have by this time been extensively debated in a variety of industry forums, but if you're new to the game, here's a summary.

Related Semiconductor IP

Secure Boot Loader
Memory Subsystem
4/8-bit mixed-precision NPU IP
Compiler-centric single-core LPU
SMC 2nm 1V8 ESD Power Clamp – Low Leakage

Reconfiguring Design -> Adaptive computing makes efficient use of silicon
Retargeting IP -> Silicon prototyping verifies IP functions
Retargeting IP -> Design system compiles silicon straight from C code
IP vendors making leap from source code to silicon

Latest Articles

Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
A Low-Latency ASIC Architecture for Real-Time Line Segment Detection

Silicon segmentation

Subscribe to the Semi IP Hub Newsletter

Related Semiconductor IP

Related Articles

Latest Articles