Semiconductor IP market reportedly grew 25% last year
Semiconductor IP market reportedly grew 25% last year
By EBN
April 30, 2002 (2:34 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020430S0013
The semiconductor IP market expanded 25% in 2001 despite the weak global economy and declining sales in the rest of the electronics industry, according to research firm Gartner Dataquest. In a report today, Gartner Dataquest said revenue in the chip IP market grew to $892 million last year from $713.5 million in the prior year. The market was dominated again by Cambridge, England-based ARM Holdings PLC, which increased its share to 20% from 18% with sales of $179 million. Despite ARM's dominance, other market leaders saw their share eroded by the entrance of new companies, Gartner Dataquest said. For instance, No. 2 semi IP supplier Rambus Inc.'s 2001 revenue rose 13%, to $107.3 million from $95.1 million in 2000 but its market share fell more than one percentage point to 12% as newer companies at the bottom of the ladder slowly gained traction. "The reduction in market concentration is a demonstration of IP market immaturity," said Jim Tully, chief analyst for Gartner Dataquest's Semiconductor Industry Worldwide group. "There was relatively little merger and acquisition activity among market leaders, so new market entrants have tended to dilute the market. This will change as the market matures."
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- Structural netlist efficiently verifies analog IP
- Analog IP verification guidelines
- Leverage always-on voice trigger IP to reach ultra-low power consumption in voice-controlled devices
- New Power Management IP Solution Can Dramatically Increase SoC Energy Efficiency
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework