PCI Express 3.0 needs reliable timing design
Amitava Banerjee & Jeetendra Ashok (Cypress)
EDN (October 14, 2018)
PCI Express (PCIe) is an important standard for chip-to-chip communications and serves as a standard for connecting motherboards to peripheral cards. It can be challenging, however, to implement the reference clock so that it meets the various requirements of the PCIe standard. Designers need to consider frequency, jitter, output standard, and other characteristics. With an understanding of the different PCIe architectures, their individual reference clock requirements, and how clock devices can help meet the various PCIe reference clock requirements, developers can design reliable systems.
PCIe Architecture
To understand how the reference clock architecture is used in PCIe, look at the typical clock architecture in an example application like Multi-Function Printers (MFP). The ASIC or SoC modules of MFPs have a built-in PCIe stack to simplify system design. A typical clocking interface of functional modules of an MFP is shown in Figure 1.
To read the full article, click here
Related Semiconductor IP
- 8b-10b Verification IP
- Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP
- Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)
- USB 3.0 and PCIe 2.0 Combo PHY
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
Related Articles
- PCI Express 3.0 needs reliable timing design
- How HyperTransport and PCI Express complement each other
- Advanced switching boosts PCI Express
- Compatibility issue slows PCI Express
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow