PCI Express 3.0 needs reliable timing design
Amitava Banerjee & Jeetendra Ashok (Cypress)
EDN (October 14, 2018)
PCI Express (PCIe) is an important standard for chip-to-chip communications and serves as a standard for connecting motherboards to peripheral cards. It can be challenging, however, to implement the reference clock so that it meets the various requirements of the PCIe standard. Designers need to consider frequency, jitter, output standard, and other characteristics. With an understanding of the different PCIe architectures, their individual reference clock requirements, and how clock devices can help meet the various PCIe reference clock requirements, developers can design reliable systems.
PCIe architecture
To understand how the reference clock architecture is used in PCIe, look at the typical clock architecture in an example application like multifunction printers (MFP). The ASIC or SoC modules of MFPs have a built-in PCIe stack to simplify system design.
To read the full article, click here
Related Semiconductor IP
- 8b-10b Verification IP
- Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP
- Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)
- USB 3.0 and PCIe 2.0 Combo PHY
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
Related Articles
- PCI Express 3.0 needs reliable timing design
- How HyperTransport and PCI Express complement each other
- Advanced switching boosts PCI Express
- Compatibility issue slows PCI Express
Latest Articles
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC
- A Formal Security Analysis of CAN XL
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience