Vendor: Altera Category: PCI Express

Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP

Intel® Arria® 10 and Intel® Cyclone® 10 GX FPGAs include a configurable, hardened protocol stack for PCI Express* that is complia…

Contact Provider Request Datasheet

Overview

Intel® Arria® 10 and Intel® Cyclone® 10 GX FPGAs include a configurable, hardened protocol stack for PCI Express* that is compliant with the PCI Express Base Specification 3.0 and PCI Express Base Specification 2.0 respectively. The hard IP provides the Avalon® Streaming (Avalon-ST) interface and can be configured for either Rootport (RP) or Endpoint (EP) modes.

Complementary soft IPs are available for single root I/O virtualization (SR-IOV) support and bridging to an Avalon Memory Mapped interface (Avalon-MM) with DMA functionality.

Standards & Specifications Compliance

Intel Arria 10 PCIe Hard IP has successfully passed PCI-SIG compliance testing.

Key features

  • Complete protocol stack including the Transaction, Data Link, and Physical Layers implemented as hard IP.
  • Support for ×1, ×2, ×4, and ×8 configurations with Gen1, Gen2, or Gen3 lane rates for Native Endpoints in Intel® Arria® 10 devices.
  • Support for ×1, ×2, and ×4 configurations with Gen1 or Gen2 lane rates for Native Endpoints in Intel® Cyclone® 10 GX devices.
  • Dedicated 16 KB receive buffer.
  • Optional support for Configuration via Protocol (CvP) using the PCIe link allowing the I/O and core bitstreams to be stored separately.
  • Example designs demonstrating parameterization, design modules, and connectivity.
  • Extended credit allocation settings to better optimize the RX buffer space based on application type.
  • Support for multiple packets per cycle with the 256 bit Avalon ST interface.
  • Optional end-to-end cyclic redundancy code (ECRC) generation and checking and advanced error reporting (AER) for high reliability applications.
  • Support for Separate Reference Clock No Spread Spectrum (SRNS) architecture.

Block Diagram

Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP block diagram

Specifications

Identity

Part Number
Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP
Vendor
Altera
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Altera, an Intel Company, provides leadership programmable solutions that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Our innovation of programmable logic started in 1983 in Silicon Valley. In 1984, Altera unveiled the world’s first programmable logic device capable of being programmed, erased, and reprogrammed altering the future of innovation.
Contact Altera

Learn more about PCI Express IP core

Frequently asked questions about PCIe IP cores

What is Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP?

Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP is a PCI Express IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this PCI Express?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCI Express IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP