Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY

The USB3.0 Super-Speed / PCI Express Combo PHY is a programmable IP that is compatible with the PHY Interface for PCI Express and…

Samsung 28nm FDS Silicon Proven View all specifications

Overview

The USB3.0 Super-Speed / PCI Express Combo PHY is a programmable IP that is compatible with the PHY Interface for PCI Express and USB3.0 Super-Speed Architectures specification. The PHY supports the USB3.0 Super-Speed (5Gbps) and PCI-Express Gen1 (2.5Gbps) and Gen2 (5.0Gbps).

Key features

  • USB3.0 Super-Speed: Universal Serial Bus 3.0 Specification, Revision 1.0
  • PCI Express: PCI Express Base Specification, Revision 2.0
  • Supports all USB3.0 and PCIE2 power management modes
  • Supports PCIE L1 PM substates(L1.1 and L1.2) with CLKREQ#
  • Supports 16-bit 250-MHz , and 32-bit 125MHz PIPE interface for USB3.0/PCIE Gen2
  • Supports 16-bit 125-MHz , and 32-bit 62.5MHz PIPE interface for PCIE Gen1
  • Supports wide range of reference clock, 25M/60M/50M/100M
  • Built-in BIST pattern generator and checker with programmable modes for stand-alone tests
  • -3.5dB/-6dB de-emphasis at the TX side and programmable CTLE equalization at RX side

Silicon Options

Foundry Node Process Maturity
Samsung 28nm FDS Silicon Proven

Specifications

Identity

Part Number
SE28FDSOIV18_USB30_PCIE2PHY_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY?

Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for samsung Silicon Proven.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP