STOP! Are You Gambling On Your Memory IP?
Clive Maxfield, EETimes
3/3/2011 7:16 PM EST
Introduction
Kilopass and Sidense both license one-time programmable (OTP) memory intellectual property (IP). These companies are currently in litigation with each other with regard to allegations of patent infringement.
Why should you be interested? Well, if you are building a new chip and you are licensing memory IP, you really need to have a high level of confidence that the IP you are licensing does not violate someone else's patents; otherwise you might find yourself in court at some stage.
To be honest, the legal part of all of this is something of a morass that will make your brain ache and your eyes water, but there's a lot of other stuff here that I think you will find to be of interest, including the underlying technology, the back story as to how all of this came about, and the ins-and-outs of the patent and patent litigation process. So, keeping all of this in mind, let us plunge into the fray with gusto and abandon...
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- OTP for DCP Key Storage
- OTP with a ROM Conversion Option Provides Flexibility and Cost Savings for On-Chip Microcode Storage
- Executive Opinion: Successful Memory IP Development Depends on GEP
- Argument for anti-fuse non-volatile memory in 28nm high-K metal gate
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices