Argument for anti-fuse non-volatile memory in 28nm high-K metal gate
Andre Hassan, Kilopass Technology Inc.
EETimes (10/15/2011 1:17 PM EDT)
With 28nm high-K metal Gate (HKMG) semiconductor production ramping in 2012, system-on-chip (SoC) designers are presented with the silicon real estate and economic incentive to integrate more functionality on-chip. One function that continues to be challenging for on-chip integration is non-volatile memory (NVM) despite its many advantages. At smaller process geometries, especially 28nm HKMG, the challenges to integrating NVM such as flash, pseudo flash, and e-fuse are effectively addressed with an anti-fuse solution.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- NVM OTP XBC TSMC N7 1.8V
- NVM OTP XBC TSMC N6 1.8V
- NVM OTP XBC TSMC N5A 1.2V Automotive Grade 1 with Functional Safety
- NVM OTP XBC TSMC N5 1.2V
Related Articles
- Anti-fuse memory provides robust, secure NVM option
- Gate arrays getting a new lease on life
- Embattled gate array players pull out an ace
- Hardware-assisted verification gate counts soar
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs