New Embedded DRAM Solutions for High-Performance SoCs
by Hideya Horikawa and Hamid Aslam
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Enabling High Performance SoCs Through Multi-Die Re-use
- Building high performance interrupt responses into an embedded SoC design
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace