Leverage video for auto electronics design
By John A. Swanson Senior Manager Synopsys, MBD Group
EETimes (10/29/2012 3:20 PM EDT)
“Where is the V in AVB?” asked a thread in the Audio/Video Bridging (AVB) LinkedIn group. This caught my eye. While it is a popular and growing product in Synopsys' Ethernet portfolio, it’s critical to understand how customers choose to use it. AVB products using Ethernet are popping up in a range of applications, and the automotive market is one area of development.
Yes, the “V” is in there, too.
It is worth taking a step back to understand some of the market dynamics of networking AVB.
- First, what is the AVB “standard"?
- Is the lack of a defined standard something that consumers should care about?
- What are the financial impacts to AVB for providers of products using an IEEE 802.1 compliant network to distribute audio and video?
This article will expand on these points, and explain why AVB is gaining traction in many markets, and first may be your automobile.
To read the full article, click here
Related Semiconductor IP
- Ethernet IP Core compliant with 100BASE-TX and 1000BASE-T
- Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
- Ethernet - up to 800G Verification IP
- Ethernet 40G,100G Verification IP
- Ethernet 25G,50G Verification IP
Related Articles
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- Revisiting the analogue video decoder: Brushing up on your comb filters
- How FPGAs are breathing new life into the analog video format
- Optimizing Electronics Design With AI Co-Pilots
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework