Revisiting the analogue video decoder: Brushing up on your comb filters
Daniel Ogilvie, SingMai Electronics
EDN (July 11, 2012)
The basic function of the video decoder is to accept analogue video from a wide variety of sources such as broadcast, DVD players, cameras and video cassette recorders, in either NTSC or PAL format and still occasionally SECAM, separate it into its component parts, luminance and chrominance, and output it in some digital video standard, usually BT656, a multiplexed Y/Cb/Cr video format with embedded timing signals running at a clock rate of 27MHz.
Most major semiconductor companies, for example Texas Instruments, NXP (formerly Philips Semiconductors) and Analog Devices, and a large number of smaller companies manufacture an analogue video decoder. In addition many companies have integrated this function into SoC (System on Chip) integrated circuits.
With such a large number of video decoders in the market it might seem an unnecessary indulgence to spend time looking again at the design of this fundamental but apparently obsolete building block, and certainly new designs are not appearing on the market and haven't done so for three or four years.
To read the full article, click here
Related Semiconductor IP
- Video Decoder - AV1, HEVC, AVC, VP9
- Video Decoder - AV1, HEVC, AVC
- Video Decoder - AV1, HEVC, AVC, VP9
- Single-core video decoder - AV1, HEVC, AVC, VP9
- H.264 Audio & Video Decoder IP
Related Articles
- Analogue heaven
- Consumer IC Advances -> Christmas list: tricks to enhance audio, video
- Testable SoCs : Test flow speeds up MP3 decoder development to eight weeks
- Emerging H.264 standard supports broadcast video encoding
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety