Landscape for board design changes beyond 10G
Kinana Hussain, Vitesse
EETimes (5/7/2012 12:39 PM EDT)
The advent of 802.3ap Backplane Ethernet and its low-cost implementation at 10 Gbits/second, 10GBase-KR, has forever changed the way system designers think about the next generation of backplanes. While 10GBase-KR originally was promoted as a network-infrastructure backplane to migrate 10G networks to 40G and 100G Ethernet, it now finds greater utility as a backplane for servers and industrial platforms requiring multi-gigabit bandwidth. As systems demand interfaces capable of handling four-channel and 10-channel paths to 40/100G Ethernet, universal adoption of 10GBase-KR seems likely.
Although 10GBase-KR is a single-channel copper backplane operating at 10.3125 Gbits/s, the ease in implementing four channels has led some system vendors to look upon the single-channel backplane as the ideal stepping-stone for four-channel 40G Ethernet implementations. In the near future, experience gained in 10-Gbit multiple channels will allow 10-channel 100G Ethernet, supported by the current C form-factor pluggable (CFP) and extended-capability pluggable (CXP) modules. Eventually, the availability of faster chip-level transceivers and experience with faster board-level channels will allow four-channel 100G Ethernet, with each channel supporting up to 28 Gbits/s (25 Gbits plus forward error correction overhead). That standard will use the emerging CFP2 multisource agreement (CFP2 MSA) module.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- Embedded Virtualization Changes Comm Software Development Landscape
- The Complicated Chip Design Verification Landscape
- Generative AI for Analog Integrated Circuit Design: Methodologies and Applications
- Learning Cache Coherence Traffic for NoC Routing Design
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing