How Random is Random Enough For Cryptography?
Paul Dillien, Principal, High Tech Marketing
5/11/2015 01:50 PM EDT
How can one create a random stream of bits suitable for use in encryption and embed this solution in an FPGA?
Random numbers in cryptography are key (pun intended). They can be a weak point in a crypto system and, consequently, are frequently the target of attack. So I've been trying to get my head around the subject of randomness.
I was always taught that thermal noise from a diode junction was random, but now -- it seems -- not random enough. Cryptographers inhabit a twilight world where they are always trying to think up possible attack methods by the bad guys and then figuring out ways to defeat them. And it's a good thing that they do, as most people (me included) rely on secure communications for transactions like on-line banking and shopping. But I digress...
Many of the top gurus of cryptography work at the National Institute of Standards and Technology (NIST). This organization published specifications of how to make an apparently random stream of bits suitable for use in encryption. The solution in its specification SP800-90A is to take the bit stream and encrypt it in a machine called a Deterministic Random Bit Generator (DRBG) to create a Random Number Generator (RNG). That makes sense to me.
To read the full article, click here
Related Semiconductor IP
- Pseudo Random Number Generator, high-speed version (AES256_CTR_DRBG)
- Pseudo Random Number Generator, balanced version (AES256_CTR_DRBG)
- NIST ESV certified, AIS-31, FIPS (SP800-90A/B/C) True Random Number Generator
- Fast NIST ESV certified, FIPS (SP800-90A/B/C) True Random Number Generator
- True Random Number Generator Core
Related Articles
- Post-Quantum Cryptography: Why Open Source alone is Not Enough for Secure IP Deployment
- The Importance of True Randomness in Cryptography
- An Unexpected IoT Problem: Not Enough Randomness
- Lockdown! Random Numbers Secure Network SoC Designs
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection