True Random Number Generators for Truly Secure Systems
Random numbers form the basis, or root, of most security systems. Yet the methods for generating random numbers vary widely in practice as well as efficacy.
Vendor:
Synopsys, Inc.
Category:
Random Number Generator
True Random Number Generator for NIST SP 800-90c
The security strength of many systems and applications is dependent on the quality of random number generators.
Overview
The security strength of many systems and applications is dependent on the quality of random number generators. Many cryptographic operations require a source of random numbers, such as the creation of cipher keys and initial values for counters and protocol parameters.
The Synopsys True Random Number Generator (TRNG) Core for NIST SP 800-90c is compliant with NIST SP 800-90A/B/c and BSI AIS 20/31 specifications. It generates random numbers that are statistically equivalent to a uniformly distributed data stream. The core includes a NIST SP 800-90B approved conditioning circuit with a compliant noise source and NIST SP 800-90A approved Deterministic Random Bit Generator (DRBG) using the terminology preferred by the National Institute of Standards and Technology (NIST). The noise source does not depend on process-specific circuitry
and is therefore very portable across different ASIC and FPGA fabrication technologies. When implemented in silicon, the SynopsysTRNG can meet or exceed the highest commercial and US government SBU standards.
Benefits
- NIST “Live, Enhanced NRBG”
- Compliant with NIST SP 800-90A/B/c, AIS 20/31, FIPS 140-2 and FIPS 140-3
- Designed for compliance with OSCCA certification
- Customer configurable
- Area: 60+ K ASIC gates
- Performance: up to 3.2 Gbps at 500 MHz
- Wide system clock dynamic range
- Virtualization support (up to 8 TRNGs)
- Selectable number of seed generators: 6 or 8
- Background raw noise collection for fast reseeding
- Redundant internal seed generators
- Continuous statistical and on demand known answer health tests
- Serial output stream for auxiliary uses: Differential power analysis; Timing analysis
- Interfaces: Memory mapped (AXI/AHB/APB); Serial random bit streams (up to 3); Nonce interface compatible with DesignWare HDCP Content Protection ESMs
Applications
- Security protocols
- Networking
- Mobile
- Consumer electronics
- IoT
- Automotive
- Government/military
What’s Included?
- Verilog HDL developed in compliance with the IEEE 1364 Verilog-2005 standard
- Testbench and test vectors
- Sample synthesis script and constraints
- Sample simulation script
- Documentation
- Reference software development kit (SDK)
Specifications
Identity
Part Number
dwc_true_random_number_generator_nist_sp800_90c
Vendor
Synopsys, Inc.
Type
Silicon IP
Security
RNG Type
TRNG
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Random Number Generator IP core
Five Vital Steps to a Robust Testbench with DesignWare Verification IP and Reference Verification Methodology (RVM)
Writing individual tests is impractical for today’s large, complex designs because the state space and number of test conditions is simply too large to code by hand, leading to insufficient test coverage
Generating AMD microcode stimuli using VCS constraint solver
As microprocessor designs have grown considerably in complexity, the use of hand-written directed tests in verification has dwindled. In this article, we explore using a hierarchical constrained-random approach to accelerate generation and reduce memory consumption, while providing optimal distribution and biasing to hit corner cases using the Synopsys VCS constraint solver. We present and analyze the method and discuss its effectiveness in today’s verification environment.
Accelerated SoC Verification with Synopsys Discovery VIP for the ARM AMBA 4 ACE Protocol
This paper describes how a reference verification platform built with the Discovery VIP for the AMBA ACE protocol can be utilized to accelerate the verification of multi-core SoCs. Also highlighted are Synopsys verification technologies like Discovery Visualization Environment (DVE) and Protocol Analyzer for advanced debug of the AMBA 4 AXI/ACE protocols.
Functional Coverage Analysis for IP Cores and an Approach to Scaledown Overall Simulation Time
This paper presents functional coverage analysis automation and an approach to scale down overall simulation time. It is well known that functional verification of configurable IP cores is a real challenging task in any digital design development. Consequently, it is necessary to develop new methodologies to improve the quality of functional verification and also to decrease the time for regression convergence.
Advanced Power Management in Embedded Memory Subsystems
This paper addresses minimizing low-power design complexity with power, performance and density optimized IP. It covers the power problem, and the complexity of designing with multiple power domains in SoC designs that contain embedded memory. The paper includes the trade-offs and benefits of various power management features as well as the implementation of the design for superior testability by providing optimal test resource partitioning.
Frequently asked questions about Random Number Generator IP cores
What is True Random Number Generator for NIST SP 800-90c?
True Random Number Generator for NIST SP 800-90c is a Random Number Generator IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Random Number Generator?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Random Number Generator IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.