FPGA-based coprocessors simplify ASIC emulation
By Richard Povey, DRC Computer Corp.
Jul 2 2007 (9:00 AM), Embedded.com
With compressed time lines and intense pressure to get it right the first time, ASIC emulation has become an increasingly critical part of the design process. Designers have historically had few good options for emulating ASICs, however. Now, many are turning to a new tool: FPGA-based coprocessors. These reconfigurable coprocessors are allowing designers to eliminate many of the issues associated with conventional ASIC emulation and deliver more accurate designs more quickly and with less effort.
A coprocessor approach also allows for much faster startup times than building hardware from scratch. In addition, because the reconfigurable processor has a tightly coupled, low-latency link with the CPU, designers can exercise the emulated hardware they create at very high speeds--orders of magnitude faster than a software simulator.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- Pre-configured DFT structures can simplify ASIC design, verification
- System CoreWare Based Design using RapidChip Platform ASIC
- Structured ASIC Based SoC Design
- The Platform Based SOC Design that Utilizes Structured ASIC Technology
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection