The real role of EDA in the Cloud
Rob Irwin, Altium
EETimes (3/22/2011 8:05 PM EDT)
It seems that everywhere you turn these days you’re under a cloud. Whether it’s downloading tunes for your iPod, reading your Gmail, or backing up your precious photographic memories to that great big storage bucket in the sky – the vast array of networked devices we call ‘The Cloud’ is a growing presence in our lives.
From an end-user perspective, the changes often appear subtle – books magically appear on your Kindle, and you no longer need a massive portable hard drive on which to back up your system. But this simplicity belies the incredible sophistication of the back-end systems that make it all happen. And that’s where engineers, software developers, and designers come in. They are the ones who are tasked with building not only ever-more sophisticated devices, but increasingly a complete online ecosystem to which these devices connect and derive much of their functionality and value.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- MIPI in next generation of AI IoT devices at the edge
- Radiation Tolerance is not just for Rocket Scientists: Mitigating Digital Logic Soft Errors in the Terrestrial Environment
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing