AI, and the Real Capacity Crisis in Chip Design
By Stelios Diamantidis, Synopsys (February 24, 2022)
Chip industry veterans are used to the cyclical nature of semiconductor supply and demand, but the ongoing chip shortage has been particularly tough for many. Supply chain disruptions will likely persist in the coming years and the semiconductor sector is unlikely to return to old norms.
There’s a more pressing crisis on the horizon, however, that will bring the semiconductor industry to its next turning point: The lack of engineering throughput will remain unless we optimize the chip design process.
Persistent chip shortages appear to be due to relatively short–term economic factors. But if we start thinking about chip design in a different way, it could offer new opportunities for advancements in chip production. Disruptions in semiconductor design certainly didn’t start the global chip shortage, but it’s doing its part to exacerbate the crisis.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- The role of cache in AI processor design
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- The pivotal role power management IP plays in chip design
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace