EDA Finds a Common Framework for AI
By David White, Cadence
EETimes (April 29, 2019)
There's a model emerging for designing commercial decision systems such as EDA tools with embedded machine learning, writes an AI expert at Cadence in the first installment of a two-part article.
Last year, I was asked to serve on a panel at the NATO Science and Technology Board meeting. The group included folks from the various NATO countries working on AI and machine learning, mostly for applications associated with military-related operations, logistics, piloting, and surveillance-related decision-making. Over the past six months, our discussions have continued as we see more commonality with the military and aerospace communities in the area of AI-based applications for complex decision systems.
My talk was focused on the use of AI and other technologies to improve electronic design automation given that the cost, performance, and reliability of electronics is critical to the mission success of many systems and vehicles. There are also growing concerns about the cost of electronics development and processes related to the verification and support of next-generation AI chips, whether they use conventional or neuromorphic architectures.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- AI Challenges for Next-Gen EDA
- FengHuang: Next-Generation Memory Orchestration for AI Inferencing
- RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection