Designing low-energy embedded systems from silicon to software
Keith Odland, Silicon Laboratories
EDN (November 28, 2012)
Low-energy system design requires attention to nontraditional factors ranging from the silicon process technology to the software that runs on microcontroller-based embedded platforms. Closer examination at the system level reveals three key parameters that determine the energy efficiency of a microcontroller: active-mode power consumption; standby power consumption; and the duty cycle, which determines the ratio of time spent in either state and is itself determined by the behavior of the software.
A low-energy standby state can make an MCU seem extremely energy efficient, but its true performance is evident only after taking into account all of the factors governing active power consumption. For this and other reasons, trade-offs among process technology, IC architecture, and software construction are some of the many decisions with subtle and sometimes unexpected outcomes. The manner in which functional blocks on an MCU are combined has a dramatic impact on overall energy efficiency. Even seemingly small and subtle changes to the hardware implementation can result in large swings in overall energy consumption over a system’s lifetime.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
- From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
- Self-testing in embedded systems: Software failure
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety