Density Requirements at 28 nm
Joe Davis, Mentor Graphics
EETimes (3/12/2012 11:03 AM EDT)
In recent discussions with customers around the world, we have been hearing a surprising new message—that, at 28 nm, they have to care about density at the cell design level “like never before.” It’s surprising because density has historically been a manufacturing issue that was handled post tape-out or during chip assembly. However, where and how density is handled in the design process has evolved significantly along with the process technologies (Figure 1). In this article, I’ll take a look at how density has evolved from a back-end manufacturing issue that was of little interest to designers to a design concern that affects the layout of standard cell libraries.
To read the full article, click here
Related Semiconductor IP
- SD Memory Slave Controller
- HYPERBUS™ Memory Controller
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
- HBM Memory Controller
- External Flash Memory Interface IP
Related Articles
- Debunking myths about analog IP at 28 nm
- Fully depleted silicon technology to underlie energy-efficient designs at 28 nm and beyond
- Mixed-Signal IP Design Challenges in 28 nm and Beyond
- DRC debugging challenges in AMS/custom designs at 20 nm
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow